Dynamic Logic ALU Design with Reduced Switching Power
نویسندگان
چکیده
منابع مشابه
Design of Low Power 4-bit ALU Using Adiabatic Logic
This paper presents the implementation of a 4-bit Arithmetic Logic Unit (ALU) using Complementary Energy Path Adiabatic Logic (CEPAL). This static adiabatic logic has proved its advantage through the minimization of the 1/2CVdd2 energy dissipation occurring every cycle. Firstly, the performance characteristics of CEPAL 4-to-1 multiplexer and full adder are compared against the conventional stat...
متن کاملAN-376 Logic-System Design Techniques Reduce Switching-CMOS Power
By adopting certain techniques in the design of your CMOS-based logic system, you can effect dramatic reductions in the transitional power these zero-quiescent-current devices consume when switching. This article describes ways to reduce the power consumption in logic designs using high-speed CMOS ICs. The MM74HC logic family has near-zero power dissipation when in the quiescent mode. Its only ...
متن کاملLogic Circuit Design Implementation on FPGA at Reduced Dynamic Power Consumption
This paper introduces a new technique for reducing glitches in logic circuits implemented on Field Programmable Gate Arrays (FPGAs). The technique is based on the principles of path balancing. The main objective was to achieve glitch minimization which, in turn would reduce dynamic power during routing on FPGAs. The glitch aware routing was adopted for simulations tests. The input paths to look...
متن کاملPass logic circuits with reduced switching activity for low power DSP processors
There is a tremendous need for miniaturization as well as low power consumption in many signal-processing systems, especially when they are used in portable equipment. In this context, the design of low power DSP processors receives utmost importance. A clever means of achieving this is by use of pass logic circuits in these designs. But switching activity is found to be a major contributor in ...
متن کاملDesign of ALU using reversible logic based Low Power Vedic Multiplier
Arithmetic Logic Unit (ALU) is a heart of microprocessor and microcontroller units that are playing main role in digital computers. By optimizing the ALU circuit in microprocessor and microcontroller highly power efficient digital system can be achieved. The use of low power and high performance sub-blocks like adder and multiplier can reduce the total power dissipation of ALU. So in this paper...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Indian Journal of Science and Technology
سال: 2015
ISSN: 0974-5645,0974-6846
DOI: 10.17485/ijst/2015/v8i20/79080